芯片, 时钟发生器, 1.25GHZ, QFN-16
- 4 LVDS outputs
- 45fs RMS Ultra-low additive jitter
- 2:1 Input mux
- Universal input stage accepts differential or LVCMOS clock
通信与网络, 工业, 光纤
CAD Models - Notice
CAD Models and drawings are provided to you on a revocable limited licence for your internal use only but remain the property of the manufacturer who retain all intellectual property rights and ownership. They are provided to assist you in decision making and as design guide but are not guaranteed to be error free, accurate or up to date and is not intended to be taken as advice.
Use of these CAD models and other options provided are downloaded and used entirely at your own risk and by continuing you confirm acceptance of the above.
|1+||CNY16.54 (CNY18.69)||( )|
|25+||CNY15.14 (CNY17.11)||( )|
|100+||CNY13.71 (CNY15.49)||( )|