您已在下面突出显示的字段中输入包含无效字符的值。 请仅使用有效字符修改您的选择。
产品可能与您的搜索条件并不完全匹配
您买过此产品。
在订单历史记录中查看
SN74AUP1G80DCKT .
触发器, 低功率, 反相, 正沿, 74AUP1G80, D, 4.2 ns, 280 MHz, 4 mA, SC-70
- 制造商产品编号:
- SN74AUP1G80DCKT .
- 库存编号
- 1601162
产品概述
The SN74AUP1G80DCKT is a low-power single positive-edge-triggered D-type Flip-flop fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
- Low noise - Overshoot and undershoot <10% of VCC
- Ioff Supports partial-power-down mode operation
- Schmitt-trigger action allows slow input transition and better switching noise immunity
- Suitable for point-to-point applications
- Latch-up performance exceeds 100mA per JESD 78, Class II
- 3.6V I/O Tolerant to support mixed-mode signal operation
- 5ns at 3.3V Maximum tpd
- 0.9µA Maximum low static-power consumption
- 4.3pF Typical low dynamic-power consumption
- 1.5pF Typical low input capacitance
- Green product and no Sb/Br
应用
便携式器材
产品信息
技术文档 (0)
筛选器工具