您已在下面突出显示的字段中输入包含无效字符的值。 请仅使用有效字符修改您的选择。

产品可能与您的搜索条件并不完全匹配

您买过此产品。 在订单历史记录中查看

 
 

TSB43AB22APDT .

IEEE 1394驱动器, 链路层控制器, 400Mbps, 3V至3.6V, TQFP-128

TEXAS INSTRUMENTS TSB43AB22APDT .

图片仅用于图解说明,详见产品说明。

制造商产品编号:
TSB43AB22APDT .
库存编号
1755451

产品概述

The TSB43AB22APDT is a Link Layer Controller (LLC) integrated with 1394a, 400Mbps and 2-port physical layer (PHY). It is capable of transferring data between the 33MHz PCI bus and the 1394 bus at 400Mbps. The TSB43AB22A device provides two 1394 ports that have separate cable bias (TPBIAS). The TSB43AB22A device also supports the IEEE standard 1394a-2000 power-down features for battery-operated applications and arbitration enhancements. As required by the 1394 open host controller interface specification (OHCI) and IEEE standard 1394a-2000, internal control registers are memory-mapped and non-prefetchable. The PCI configuration header is accessed through configuration cycles specified by PCI and it provides plug-and-play (PnP) compatibility. Furthermore, the TSB43AB22A device is compliant with the PCI bus power management interface specification as specified by the PC 2001 design guide requirements. The TSB43AB22A device supports the D0, D1, D2 and D3 power states.
  • Ultra-low-power sleep mode
  • Cable ports monitor line conditions for active connection to remote node
  • Cable power presence monitoring
  • Separate cable bias (TPBIAS) for each port
  • 1.8V Core logic with universal PCI interfaces compatible with 3.3V & 5V PCI signalling environments
  • Physical write posting of up to three outstanding transactions
  • PCI burst transfers and deep FIFOs to tolerate large host latency (PCI_CLKRUN) protocol
  • External cycle timer control for customized synchronization
  • Extended resume signalling for compatibility with legacy DV devices
  • PHY-link logic performs system initialization and arbitration functions
  • PHY-link encode and decode functions included for data-strobe bit level encoding
  • PHY-link incoming data resynchronized to local clock
  • Node power class information signalling for system power management
  • Serial ROM interface supports 2-wire serial EEPROM devices
  • Two general-purpose I/Os
  • Fabricated in advanced low-power CMOS process
  • PCI and CardBus register support
  • Isochronous receive dual-buffer mode
  • Out-of-order pipelining for asynchronous transmit requests
  • Register access fail interrupt when the PHY SCLK is not active

应用

便携式器材, 信号处理

产品信息

想要查看类似产品?只需在下方选择所需属性并点击按钮 ×


:
链路层控制器

:
400Mbps

:
3V

:
3.6V

:
TQFP

:
128引脚

:
0°C

:
70°C

:
-

:
MSL 3 - 168小时
查找类似产品 选择并修改以上属性即可查找类似产品。

技术文档 (0)

不再進貨

CNY63.20 ( CNY71.42  含增值税)

定价不可用。 请联系客户服务

包装规格:
每个
多件: 1 最低: 1
数量 单价(含增值税) 您所支付金额(含增值税)
 
 
1+ CNY63.20 (CNY71.42)
优惠价格
合约价格
仅限网络价格
仅限网络合约价格
  ( )
10+ CNY57.05 (CNY64.47)
优惠价格
合约价格
仅限网络价格
仅限网络合约价格
  ( )
25+ CNY54.44 (CNY61.52)
优惠价格
合约价格
仅限网络价格
仅限网络合约价格
  ( )
100+ CNY45.13 (CNY51.00)
优惠价格
合约价格
仅限网络价格
仅限网络合约价格
  ( )
250+ CNY41.20 (CNY46.56)
优惠价格
合约价格
仅限网络价格
仅限网络合约价格
  ( )
500+ CNY38.50 (CNY43.51)
优惠价格
合约价格
仅限网络价格
仅限网络合约价格
  ( )
1000+ CNY34.50 (CNY38.99)
优惠价格
合约价格
仅限网络价格
仅限网络合约价格
  ( )
 
 

定价不可用。 请联系客户服务

No longer stocked:: No Longer Manufactured::
添加到购物篮 添加到购物篮 预订
添加
受限制物品
添加部件编号/注释行
总价:
总价: ( )
总价: --