需要更多?
数量 | 价钱 (含税) |
---|---|
1+ | CNY288.790 (CNY326.3327) |
5+ | CNY281.130 (CNY317.6769) |
10+ | CNY273.470 (CNY309.0211) |
25+ | CNY265.810 (CNY300.3653) |
50+ | CNY259.450 (CNY293.1785) |
产品信息
产品概述
The LC4256V-75TN100C is a high performance SuperFAST CPLD consist of multiple 64-I/O, 256-macrocell. Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. The ispMACH 4000 family is a blend of Lattice's two most popular architectures, the ispLSI® 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family. This family combines high speed and low power with the flexibility needed for ease of design. With its robust global routing pool and output routing pool, this family delivers excellent first-time-fit, timing predictability, routing, pin-out retention and density migration. It has enhanced system integration capabilities. Also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing.
- tPD = 2.5ns propagation delay
- Up to four global clock pins with programmable clock polarity control
- Up to 80 PTs per output
- Enhanced macrocells with individual clock, reset, preset and clock enable controls
- Up to four global OE controls
- Individual local OE control per I/O pin
- Excellent First-Time-Fit ™ and refit
- Fast path, SpeedLocking™ Path and wide-PT path
- Wide input gating (36 input logic blocks) for fast counters, state machines and address decoders
- Low power - 1.8V core low dynamic power
- Superior solution for power sensitive consumer applications
- 5V Tolerant I/O for LVCMOS 3.3, LVTTL and PCI interfaces
- Hot-socketing
- Open-drain capability
- Input pull-up, pull-down or bus-keeper
- Programmable output slew rate
- 3.3V PCI compatible
- IEEE 1149.1 boundary scan testable
- 3.3/2.5/1.8V In-System Programmable
- (ISP™) Using IEEE 1532 compliant interface
- I/O pins with fast setup path
警告
Market demand for this product has caused an extension in leadtimes. Delivery dates may fluctuate. Product exempt from discounts.
技术规格
-
64输入
100引脚
-
0°C
ispMACH 4000
MSL 3 - 168小时
256Macrocells
TQFP
75
表面安装
70°C
-
No SVHC (21-Jan-2025)
技术文档 (1)
相关产品
找到 3 件产品
法律与环境
进行最后一道重要生产流程所在的地区原产地:Malaysia
进行最后一道重要生产流程所在的地区
RoHS
RoHS
产品合规证书