需要更多?
| 数量 | 价钱 (含税) |
|---|---|
| 1+ | CNY49.910 (CNY56.3983) |
| 10+ | CNY48.430 (CNY54.7259) |
| 25+ | CNY47.050 (CNY53.1665) |
| 50+ | CNY44.880 (CNY50.7144) |
| 100+ | CNY43.790 (CNY49.4827) |
| 250+ | CNY43.190 (CNY48.8047) |
| 500+ | CNY39.140 (CNY44.2282) |
产品信息
产品概述
The S29JL032J70TFI320 is a 32MB simultaneous Read/Write Flash Memory organized as 2097152 words of 16-bit each or 4194304 bytes of 8-bit each. Word mode data appears on DQ15-DQ0, byte mode data appears on DQ7-DQ0. The device is designed to be programmed in-system with the standard 3V VCC supply and can also be programmed in standard EPROM programmers. The device is available with an access time of 70ns. Standard control pins - chip enable (CE#), write enable (WE#) and output enable (OE#) - control normal read and write operations and avoid bus contention issues. The device requires only a single 3V power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.
- Bottom boot device, 2 banks - 8/24MB
- Data can be continuously read from one bank while executing erase/program functions in another bank
- Zero latency between read and write operations
- Multiple bank architecture
- Manufactured on 0.11µm process technology
- Zero power operation
- Compatible with JEDEC standards
- Pinout and software compatible with single-power-supply flash standard
- Cycling endurance - 1million cycles per sector typical
- Data retention - 20 years typical
- Supports common flash memory interface
- Erase suspend/erase resume
- Data# polling and toggle bits
- Provides a software method of detecting the status of program or erase operations
- Unlock bypass program command - Reduces overall programming time
- Ready/busy# output - Hardware method for detecting program or erase cycle completion
- Hardware reset pin - Hardware method of resetting the internal state machine to the read mode
- WP#/ACC input pin - Acceleration function accelerates program timing
- Write protect function protects the two outermost boot sectors regardless of sector protect status
- Hardware method to prevent any program or erase operation within a sector
- Temporary sector unprotect allows changing data in protected sectors in-system
技术规格
并行NOR
2M x 16位 / 4M x 8位
TSOP
-
2.7V
-
-40°C
3V Parallel NOR Flash Memories
No SVHC (25-Jun-2025)
32Mbit
CFI
48引脚
70ns
3.6V
表面安装
85°C
MSL 3 - 168小时
相关产品
找到 1 件产品
法律与环境
进行最后一道重要生产流程所在的地区原产地:Thailand
进行最后一道重要生产流程所在的地区
RoHS
RoHS
产品合规证书