需要更多?
数量 | 价钱 (含税) |
---|---|
1+ | CNY81.140 (CNY91.6882) |
10+ | CNY49.320 (CNY55.7316) |
25+ | CNY48.980 (CNY55.3474) |
100+ | CNY48.810 (CNY55.1553) |
300+ | CNY48.630 (CNY54.9519) |
500+ | CNY48.460 (CNY54.7598) |
1000+ | CNY48.290 (CNY54.5677) |
产品信息
产品概述
The DS1100LZ-100+ is a 3.3V 5-tap economy timing element (delay line) in 8 pin NSOIC package. It is characterized for operation over the range 3V to 3.6V. The DS1100LZ-100+ delay line has five equally spaced taps. It is offered in surface-mount packages to save PCB area. This 5-tap silicon delay line reproduces the input-logic state at the output after a fixed delay of 100ns and it has 20ns delay time per tap. It is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to 10 74LS loads.
- Supply voltage range is 3V to 3.6V
- Operating temperature range from -40°C to 85°C
- Delays are stable and precise
- Low power CMOS and TTL/CMOS compatible
- Vapour phase and IR solderable
警告
Market demand for this product has caused an extension in leadtimes. Delivery dates may fluctuate. Product exempt from discounts.
注释
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
技术规格
100ns
5
3.6V
8引脚
85°C
MSL 1 -无限制
20ns
3V
NSOIC
-40°C
-
No SVHC (21-Jan-2025)
技术文档 (1)
法律与环境
进行最后一道重要生产流程所在的地区原产地:Philippines
进行最后一道重要生产流程所在的地区
RoHS
RoHS
产品合规证书