需要更多?
数量 | 价钱 (含税) |
---|---|
1+ | CNY103.460 (CNY116.9098) |
10+ | CNY95.090 (CNY107.4517) |
25+ | CNY91.150 (CNY102.9995) |
100+ | CNY86.980 (CNY98.2874) |
250+ | CNY84.900 (CNY95.937) |
750+ | CNY82.820 (CNY93.5866) |
产品信息
产品概述
MAX9264GCB/V+T is a HDCP gigabit multimedia serial link deserializer. This gigabit multimedia serial link (GMSL) technology includes high-bandwidth digital content protection (HDCP) encryption of video and audio data. The parallel interface operates with a pixel clock up to 104MHz. Three inputs are for I²S audio, supporting a sampling frequency to 192KHz and a sample depth to 32 bits. The embedded control channel forms a full-duplex differential 9.6Kbps to 1Mbps UART link between the serializer and deserializer. A microcontroller (FC), can be located on the serializer side of the link, on the deserializer side of the link, or on both sides. The control the channel enables FC control of peripherals on the remote side, such as backlight control, touch screen, and performs HDCP-related operations. It is used in applications such as high-resolution automotive navigation, rear-seat infotainment, and megapixel camera systems.
- Serial output programmable for 100mV to 400mV
- Programmable spread spectrum reduces EMI bypassable input PLL for jitter attenuation
- Built-in PRBS tester for BER testing of the serial link
- Interrupt transmission from deserializer to serializer
- Input current is +10µA maximum at (VIN = 0 to VIOVDD)
- Sleep mode supply current is 80µA typical at (VAVDD = VDVDD = 3.0V to 3.6V)
- Clock frequency range from 8.33 to 16.66MHz
- I²C/UART bit rate is 1000Kbps maximum at (VAVDD = VDVDD = 3.0V to 3.6V)
- Clock jitter is 0.05UI typical at (period jitter, RMS, spread off, 3.125Gbps, PRBS pattern)
- Operating temperature range from -40°C to +105°C, 64-pin TQFP-EP package
警告
该产品的市场需求较大, 导致交货时间延长。交货日期可能会有延迟。该产品不在折扣范围内。
注释
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
技术规格
解串器
CML
TQFN-EP
3V
1Inputs
-
MSL 3 - 168小时
2.5Gbps
CMOS, LVCMOS
64引脚
3.6V
32输出
-
No SVHC (21-Jan-2025)
技术文档 (1)
法律与环境
进行最后一道重要生产流程所在的地区原产地:Philippines
进行最后一道重要生产流程所在的地区
RoHS
RoHS
产品合规证书