需要更多?
数量 | 价钱 (含税) |
---|---|
1+ | CNY151.650 (CNY171.3645) |
10+ | CNY140.450 (CNY158.7085) |
25+ | CNY136.050 (CNY153.7365) |
50+ | CNY132.690 (CNY149.9397) |
100+ | CNY123.870 (CNY139.9731) |
产品信息
产品概述
CY7C10612G30-10ZSXI is a high performance CMOS fast static RAM device with embedded ECC. The device includes an error indication pin that signals an error detection and correction event during a read cycle. To write to the device, take chip enables (active-low CE) and write enable (active-low WE) input LOW. To read from the device, take chip enable (active-low CE) and output enable (active-low OE) LOW while forcing the write enable (active-low WE) HIGH. The input or output pins (I/O0 through I/O15) are placed in a high impedance state when the device is deselected (active-low CE HIGH), the outputs are disabled (active-low OE HIGH), the active-low BHE and active-low BLE are disabled (active-low BHE, active-low BLE HIGH), or during a write operation (active-low CE LOW and active-low WE LOW).
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active current ICC is 90mA typical
- Low CMOS standby current ISB2 is 20mA typical
- Operating voltages of 3.3 ±0.3V
- 1.0V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- High speed, tAA=10ns
- 54-pin TSOP II package
- Industrial ambient temperature range from -40°C to +85°C
技术规格
异步SRAM
1M x 16bit
54引脚
3.6V
-
-40°C
-
No SVHC (21-Jan-2025)
16Mbit
TSOP-II
3V
3.3V
表面安装
85°C
MSL 3 - 168小时
技术文档 (1)
法律与环境
进行最后一道重要生产流程所在的地区原产地:Taiwan
进行最后一道重要生产流程所在的地区
RoHS
RoHS
产品合规证书