MT48LC16M16A2P-6A:G

MT48LC16M16A2P-6A:G is a SDR SDRAM. The 256Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4’s 67,108,864-bit banks are organized as 8192 rows by 2048 columns by 4bits. Each of the x8’s 67,108,864-bit banks are organized as 8192 rows by 1024 columns by 8 bits. Each of the x16’s 67,108,864-bit banks are organized as 8192 rows by 512 columns by 16 bits. The 256Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

• Fully synchronous; all signals registered on positive edge of system clock
• Internal, pipelined operation; column address can be changed every clock cycle
• Internal banks for hiding row access/precharge
• Auto precharge, includes concurrent auto precharge and auto refresh modes
• LVTTL-compatible inputs and outputs
• Single 3.3V ±0.3V power supply
• 167MHz clock frequency, timing – cycle time: 6ns at CL = 3 (x8, x16 only)
• 16 Meg x 16 architecture
• 54-pin TSOP II package
• Commercial operating temperature range from 0°C to +70°C

警告

该产品的市场需求较大, 导致交货时间延长。交货日期可能会有延迟。该产品不在折扣范围内。