2,500 您现在可以预订货品了
数量 | 价钱 (含税) |
---|---|
100+ | CNY1.100 (CNY1.243) |
500+ | CNY1.080 (CNY1.2204) |
1000+ | CNY1.050 (CNY1.1865) |
5000+ | CNY0.967 (CNY1.0927) |
10000+ | CNY0.893 (CNY1.0091) |
产品信息
产品概述
The 74LV74PW is a dual positive-edge trigger D-type Flip-flop with set and reset. It has individual data (nD) inputs, clock (nCP) inputs, set (nSD\) and (nRD\) inputs and complementary nQ and nQ\ outputs. The set and reset are asynchronous active low inputs that operate independently of the clock input. Information on the data input is transferred to the nQ output on the low-to-high transition of the clock pulse. The nD inputs must be stable one set-up time prior to the low-to-high clock transition, for predictable operation. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
- Direct interface with TTL levels
- Optimized for low voltage applications
技术规格
74LV74
-
25mA
TSSOP
上升沿
1V
74LV
-40°C
-
MSL 1 -无限制
D
100MHz
TSSOP
14引脚
互补
5.5V
7474
125°C
-
No SVHC (21-Jan-2025)
法律与环境
进行最后一道重要生产流程所在的地区原产地:Thailand
进行最后一道重要生产流程所在的地区
RoHS
RoHS
产品合规证书