打印页面
SN74AUP2G04DCKR
非门, 74AUP2G04, 2输入, 20 mA, 800 mV至3.6 V, SC-70-6
125 有货
需要更多？
125 件可于 5-6 个工作日内送达(英国 库存)
| 数量 | 价钱 (含税) |
|---|---|
| 5+ | CNY3.080 (CNY3.4804) |
| 10+ | CNY1.950 (CNY2.2035) |
| 100+ | CNY1.520 (CNY1.7176) |
| 500+ | CNY1.370 (CNY1.5481) |
| 1000+ | CNY1.220 (CNY1.3786) |
| 5000+ | CNY1.200 (CNY1.356) |
| 10000+ | CNY1.180 (CNY1.3334) |
包装规格：单件（切割供应）
最低: 5
多件: 5
CNY15.40 (CNY17.40 含税)
添加部件编号/注释行
此订单的信息已添加到您的订单确认邮件、发票和发货通知中。
该代码将添加到订单确认、发票、发货通知、订单确认电子邮件和产品标签中。
产品概述
The SN74AUP2G04DCKR is a low-power dual Inverter Gate and performs the Boolean function Y = A\ in positive logic. The AUP family is premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 to 3.6 V, resulting in increased battery life. This product also maintains excellent signal integrity. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- 0.9µA Low static-power consumption (ICC)
- 4.3pF Low dynamic-power consumption (Cpd)
- 1.5pF Low input capacitance (CI)
- <lt/>10% of VCC Low Noise - overshoot and undershoot
- Ioff supports partial-power-down mode operation
- Optimized for 3.3V operation and 3.6V I/O tolerant
- 4.3ns Propagation delay (tPD)
- Suitable for point-to-point applications
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- Green product and no Sb/Br
技术规格
逻辑功能
非门
输入数量
1Inputs
封装类型
SC-70
产品范围
74AUP2G04
电源电压最小值
800mV
施密特触发器输入
无施密特触发器输入
工作温度最小值
-40°C
元件数量
双
针脚数
6引脚
IC 外壳 / 封装
SC-70
逻辑芯片系列
74AUP
电源电压最大值
3.6V
输出电流
20mA
工作温度最高值
85°C
技术文档 (1)
法律与环境
原产地：
进行最后一道重要生产流程所在的地区原产地：China
进行最后一道重要生产流程所在的地区
进行最后一道重要生产流程所在的地区原产地：China
进行最后一道重要生产流程所在的地区
税则号：85423990
US ECCN:EAR99
EU ECCN:NLR
RoHS 合规：是
RoHS
RoHS 邻苯二甲酸盐合规:是
RoHS
下载产品合规证书
产品合规证书
重量（千克）：.3